

Technical documentation





ISO3080, ISO3082, ISO3086, ISO3088 SLOS581J – MAY 2008 – REVISED AUGUST 2023

ISO308x Isolated 5-V Full- and Half-Duplex RS-485 Transceivers

1 Features

Texas

INSTRUMENTS

- Meets or exceeds TIA/EIA RS-485 requirements
- Signaling rates up to 20 Mbps
- 1/8 unit load up to 256 nodes on a bus
- Thermal shutdown protection
- Low bus capacitance 16 pF (typical)
- 50 kV/µs typical transient immunity
- Fail-safe receiver for bus open, short, idle
- 3.3-V inputs are 5-V tolerant
- Bus-pin ESD protection
 - 12-kV HBM between bus pins and GND2
 - 6-kV HBM between bus pins and GND1
- Safety-related certifications:
 - 4000-V_{PK} basic insulation, 560 V_{PK} V_{IORM} per DIN EN IEC 60747-17 (VDE 0884-17)
 - 2500 V_{RMS} isolation per UL 1577
 - 4000 V_{PK} isolation per CSA 62368-1

2 Applications

- · Security systems
- Chemical production
- Factory automation
- Motor and motion control
- HVAC and building automation networks
- Networked security stations



The ISO3080 and ISO3086 devices are isolated fullduplex differential line drivers and receivers while the ISO3082 and ISO3088 devices are isolated half-duplex differential line transceivers for TIA/EIA 485/422 applications.

These devices are ideal for long transmission lines because the ground loop is broken to allow for a much larger common-mode voltage range. The symmetrical isolation barrier of the device is tested to provide 2500 V_{RMS} of isolation for 60 s per UL 1577 between the bus-line transceiver and the logic-level interface.


Any cabled I/O can be subjected to electrical noise transients from various sources. These noise transients can cause damage to the transceiver or nearby sensitive circuitry if they are of sufficient magnitude and duration. These isolated devices can significantly increase protection and reduce the risk of damage to expensive control circuits.

The ISO3080, ISO3082, ISO3086, and ISO3088 device are qualified for use from -40°C to +85°C.


| Device | Information ⁽¹⁾ |
|--------|----------------------------|
|--------|----------------------------|

| Device information | | | | | |
|--------------------|-----------|--------------------------|--|--|--|
| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | |
| ISO3080 | | | | | |
| ISO3082 | SOIC (16) | 10.30 mm × 7.50 mm | | | |
| ISO3086 | | 10.30 11111 × 7.30 11111 | | | |
| ISO3088 | | | | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.



ISO3082, IOS3088 Function Diagram



ISO3080, IOS3086 Function Diagram



Table of Contents

| 1 Features | 1 |
|--|----------------|
| 2 Applications | 1 |
| 3 Description | |
| 4 Revision History | 2 |
| 5 Pin Configuration and Functions | |
| 6 Specifications | |
| 6.1 Absolute Maximum Ratings | <mark>5</mark> |
| 6.2 ESD Ratings | 5 |
| 6.3 Recommended Operating Conditions | |
| 6.4 Thermal Information | <mark>6</mark> |
| 6.5 Insulation Specifications | 6 |
| 6.6 Safety-Related Certifications | 7 |
| 6.7 Safety Limiting Values | |
| 6.8 Electrical Characteristics: Driver | 8 |
| 6.9 Electrical Characteristics: Receiver | 8 |
| 6.10 Supply Current | 10 |
| 6.11 Switching Characteristics: Driver | |
| 6.12 Switching Characteristics: Receiver | 11 |
| 6.13 Insulation Characteristics Curves | |
| 6.14 Typical Characteristics | 13 |
| 7 Parameter Measurement Information | 15 |

| 8 Detailed Description | .19 |
|---|-----|
| 8.1 Overview | |
| 8.2 Functional Block Diagrams | |
| 8.3 Feature Description. | |
| 8.4 Device Functional Modes | |
| 9 Application and Implementation | .22 |
| 9.1 Application Information | |
| 9.2 Typical Application | |
| 10 Power Supply Recommendations | |
| 11 Layout | |
| 11.1 Layout Guidelines | |
| 11.2 Layout Example | |
| 12 Device and Documentation Support | |
| 12.1 Documentation Support | |
| 12.2 Receiving Notification of Documentation Updates. | |
| 12.3 Support Resources | |
| 12.4 Trademarks | |
| 12.5 Electrostatic Discharge Caution | |
| 12.6 Glossary | |
| 13 Mechanical, Packaging, and Orderable | |
| Information | 26 |
| | 0 |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | nanges from Revision I (April 2017) to Revision J (August 2023) Page |
|---|---|
| • | Updated the numbering format for tables, figures, and cross-references throughout the document Updated Thermal Characteristics, Safety Limiting Values, and Thermal Derating Curves to provide more accurate system-level thermal calculations |
| • | Updated electrical and switching characteristics to match device performance |
| С | nanges from Revision H (December 2015) to Revision I (April 2017) Page |
| • | Switched the R and D pins of the master device in the <i>Typical RS-485 Network With Full-Duplex Transceivers</i> figure |
| • | Added the Receiving Notification of Documentation Updates section |
| С | nanges from Revision G (July 2015) to Revision H (Devember 2015) Page |
| • | Moved the last list item " Routing the high-speed traces" to the second list items in <i>Layout Guidelines</i> section |
| с | nanges from Revision F (May 2015) to Revision G (July 2015) Page |
| • | Changed the Layout Guidelines section |
| С | nanges from Revision E (September 2011) to Revision F (May 2015) Page |
| • | Added ESD Rating table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section Changed Features list item From: IEC 60747-5-2 (VDE 0884, Rev. 2) To: DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 |
| • | VDE standard changed to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 |



| _ | Changes from Revision D (January 2011) to Revision E (September 2011) Changed <i>Features</i> list item From: 16 kV HBM To: 12 kV HBM | Page 1 |
|--------|--|-----------|
| С | hanges from Revision C (October 2009) to Revision D (January 2011) | Page |
| • | Changed graph for " DW-16 θ _{IC} Thermal Derating Curve per IEC 60747-5-2 " , <i>Thermal Derating Cu</i> | urve 12 |
| • | Added the ISO3086 Recommended Minimum Differential Input Voltage vs Signaling Rate graph | 13 |
| • | Added note to bottom of first page of the Parameter Measurement Information | 15 |
| • | Added Footnotes to the Driver Function Table and Receiver Function Table | |
| – С | hanges from Revision A (June 2008) to Revision B (December 2008) | Page |

5 Pin Configuration and Functions

| V_{CC1} | Щ | 1 ● | 16 | III V _{CC2} |
|-----------|---|-----|----|----------------------|
| GND1 | Щ | 2 | 15 | GND2 |
| | Щ | | | ΠA |
| RE | Щ | 4 | | Ш В |
| DE | Щ | 5 | 12 | ΠZ |
| D | Щ | 6 | 11 | ΠY |
| GND1 | Щ | 7 | 10 | GND2 |
| GND1 | Щ | 8 | 9 | 🔟 GND2 |
| | | | | - |

| V _{CC1} [[| 1 🌒 | 16 | II V _{CC2} |
|---------------------|-----|----|---------------------|
| GND1 🛙 | | 15 | II GND2 |
| R 🗹 | 3 | 14 | II NC |
| RE 🛙 | 4 | 13 | П в |
| DE 🛙 | 5 | 12 | ПА |
| D 🗖 | 6 | 11 | П NC |
| GND1 🛙 | 7 | 10 | 🛛 GND2 |
| GND1 🔳 | 8 | 9 | II GND2 |

Figure 5-1. ISO3080 and ISO3086 DW Package 16-Pin SOIC Top View

Figure 5-2. ISO3082 and ISO3088 DW Package 16-Pin SOIC Top View

Table 5-1. Pin Functions

| | PIN | | | | |
|------------------|---------------------|---------------------|-----|---|--|
| NAME | ISO3080, ISO3086 | ISO3082, ISO3088 | I/O | DESCRIPTION | |
| ^ | 14 | _ | I | Receiver noninverting input on the bus-side | |
| A | | 12 | I/O | Transceiver noninverting Input or output (I/O) on the bus-side | |
| в | 13 | _ | I | Receiver inverting Input on the bus-side | |
| D | | 13 | I/O | Transceiver inverting input or output (I/O) on the bus-side | |
| D | 6 | 6 | I | Driver input | |
| DE | 5 | 5 | I | Enables (when high) or disables (when low or open) driver output of ISO308x | |
| | 2 | 2 | | | |
| GND1 | 7 | 7 | 1 — | Ground connection for V _{CC1} | |
| | 8 | 8 | | | |
| | 9 | 9 | | | |
| GND2 | 10 | 10 | _ | Ground connection for V _{CC2} | |
| | 15 | 15 | | | |
| NC | | 11 | | | |
| NC | _ | 14 | | No connect | |
| R | 3 | 3 | 0 | Receiver output | |
| RE | 4 | 4 | I | Disables (when high or open) or enables (when low) receiver output of ISO308x | |
| V _{CC1} | 1 | 1 | _ | Power supply, V _{CC1} | |
| V _{CC2} | 16 | 16 | _ | Power supply, V _{CC2} | |
| Y | 11 | _ | 0 | Driver noninverting output | |
| Z | 12 | _ | 0 | Driver inverting output | |



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|--------------------------------|--|------|-----|------|
| V _{CC} ⁽²⁾ | Supply voltage, V _{CC1} , V _{CC2} | -0.3 | 6 | V |
| Vo | Voltage at any bus I/O terminal | -9 | 14 | V |
| V _{IT} | Voltage input, transient pulse, A, B, Y, and Z (through 100Ω , see Figure 21) | -50 | 50 | V |
| VI | Voltage input at any D, DE or RE terminal | -0.5 | 6 | V |
| I _O | Receiver output current | -10 | 10 | mA |
| TJ | Junction temperature | | 150 | C° |
| T _{STG} | Storage temperature | -65 | 150 | C° |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|-----------------------------|--|-------------------|--------|------|
| | Human body model (HBM), per ANSI/ ESDA/JEDEC JS-001 ⁽¹⁾ | Bus pins and GND1 | ±6000 | V |
| | | Bus pins and GND2 | ±12000 | V |
| V _(ESD) Electros | | All pins | ±4000 | V |
| | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | | ±1000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

| | | MIN | TYP | MAX | UNIT |
|------------------|---|------|---------------|-----------------|------|
| V _{CC1} | Logic-side supply voltage | 3.15 | | 5.5 | V |
| V _{CC2} | Bus-side supply voltage | 4.5 | 5 | 5.5 | V |
| V _{oc} | Voltage at either bus I/O pin A, B | -7 | | 12 | V |
| VIH | High-level input voltage (D, DE, RE inputs) | 2 | | V _{CC} | V |
| VIL | Low-level input voltage (D, DE, RE inputs) | 0 | | 0.8 | V |
| V _{ID} | Differential input voltage, A with respect to B | -12 | | 12 | V |
| V _{ID} | Differential input voltage, Dynamic (ISO3086) | See | See Figure 10 | | V |
| RL | Differential load resistance | 54 | 60 | | Ω |
| I _O | Output current, Driver | -60 | | 60 | mA |
| I _O | Output current, Receiver | -8 | | 8 | mA |
| T _A | Operating ambient temperature (ISO15 and ISO35) | -40 | | 85 | °C |



6.4 Thermal Information

| | ISO308x | |
|--|---|--|
| THERMAL METRIC ⁽¹⁾ | DW (SOIC) | UNIT |
| | 16 PINS | |
| Junction-to-ambient thermal resistance | 79.6 | °C/W |
| Junction-to-case (top) thermal resistance | 39.7 | °C/W |
| Junction-to-board thermal resistance | 44.7 | °C/W |
| Junction-to-top characterization parameter | 13.2 | °C/W |
| Junction-to-board characterization parameter | 44.0 | °C/W |
| Junction-to-case (bottom) thermal resistance | - | °C/W |
| | Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter | THERMAL METRIC ⁽¹⁾ DW (SOIC) I DW (SOIC) 16 PINS Junction-to-ambient thermal resistance 79.6 Junction-to-case (top) thermal resistance 39.7 Junction-to-board thermal resistance 44.7 Junction-to-top characterization parameter 13.2 Junction-to-board characterization parameter 44.0 |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Insulation Specifications

| PARAMETER | | TEST CONDITIONS | VALUE | |
|-------------------|---|---|-------------------|------------------|
| | PARAMETER | TEST CONDITIONS | DW-16 | |
| CLR | External clearance ⁽¹⁾ | Shortest terminal-to-terminal distance through air | 8 | mm |
| CPG | External creepage ⁽¹⁾ | Shortest terminal-to-terminal distance across the package surface | 8 | mm |
| DTI | Distance through the insulation | Minimum internal gap (internal clearance) | 8 | um |
| СТІ | Comparative tracking index | DIN EN 60112 (VDE 0303-11); IEC 60112 | >400 | V |
| | Material group | According to IEC 60664-1 | II | |
| | | Rated mains voltage ≤ 150 V _{RMS} | I-IV | |
| | Overvoltage category per IEC 60664-1 | Rated mains voltage ≤ 300 V _{RMS} | 1-111 | 1 |
| DIN EN | IEC 60747-17 (VDE 0884-17) ⁽²⁾ | , | | |
| VIORM | Maximum repetitive peak isolation voltage | AC voltage (bipolar) | 560 | V _{PK} |
| V _{IOTM} | Maximum transient isolation voltage | $V_{TEST} = V_{IOTM},$ t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM},$ t= 1 s (100% production) | 4000 | V _{PK} |
| q _{pd} | Apparent charge ⁽³⁾ | | ≤5 | рС |
| C _{IO} | Barrier capacitance, input to output ⁽⁴⁾ | V _{IO} = 0.4 x sin (2πft), f = 1 MHz | 2 | pF |
| CI | Input capacitance to ground | VI = VCC/ 2 + 0.4×sin(2πft), f = 1 MHz, VCC = 5 V | 2 | pF |
| - | Isolation resistance ⁽⁴⁾ | V _{IO} = 500 V, T _A = 25°C | >10 ¹² | - Ω |
| R _{IO} | Isolation resistance | V _{IO} = 500 V, T _S = 150°C | >10 ⁹ | |
| | Pollution degree | | 2 | |
| | Climatic category | | 40/125/21 | |
| UL 1577 | , | | | |
| V _{ISO} | Maximum withstanding isolation voltage | $V_{\text{TEST}} = V_{\text{ISO}}$, t = 60 s (qualification), $V_{\text{TEST}} = 1.2 \text{ x } V_{\text{ISO}}$, t = 1 s (100% production) | 2500 | V _{RMS} |

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.

(2) This coupler is suitable for *basic electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Apparent charge is electrical discharge caused by a partial discharge (pd).



(4) All pins on each side of the barrier tied together creating a two-terminal device.

6.6 Safety-Related Certifications

| VDE | CSA | UL |
|---|---|---|
| Certified according to DIN EN IEC 60747-17 (VDE 0884-17) | Certified according to IEC 60950-1 and IEC 62368-1 | Recognized under UL 1577 Component Recognition Program |
| Basic insulation, 4000 V _{PK} Maximum transient isolation voltage, 560 V _{PK} Maximum repetitive peak isolation voltage | 4000V _{RMS} Isolation Rating; Reinforced insulation per CSA 60950-1 and IEC 60950-1 148 V _{RMS} working voltage; Basic insulation per CSA 62368-1 and IEC 62368-1 300V _{RMS} working voltage | Single protection, 2500 V _{RMS} |
| Certificate number: 40047657 | Master contract number: 220991 | File number: E181974 |

6.7 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|----------------|----------------------------|--|-----|-----|-----|------|--|
| DW-16 PACKAGE | | | | | | | |
| I _S | | $R_{\theta JA} = 79.6^{\circ}C/W, V_{I} = 5.5 V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C, see$ | | | 286 | mA | |
| Ts | Maximum safety temperature | | | | 150 | °C | |

The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The (1) Is and Ps parameters represent the safety current and safety power respectively. The maximum limits of Is and Ps should not be exceeded. These limits vary with the ambient temperature, T_A .

The junction-to-air thermal resistance, R_{0JA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



6.8 Electrical Characteristics: Driver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|---|--|------|---|------------------|-------|
| | | I _O = 0 mA, no load | 3 | 4.3 | V _{CC2} | V |
| N7 1 | Driver differential-output voltage | R_L = 54 Ω, See Figure 11 | 1.5 | 2.3 | | V |
| V _{OD} | magnitude | R_L = 100 Ω (RS-422), See Figure 11 | 2 | 2.3 | | V |
| | | V _{test} from –7 V to +12 V, See Figure 12 | 1.5 | | | V |
| Δ V _{OD} | Change in differential output voltage between two states | See Figure 11 and Figure 12 | -200 | | 200 | mV |
| V _{OC} | Common-mode output voltage | See Figure 13 | 1 | 2.6 | 3 | V |
| $\Delta V_{OC(SS)}$ | change in steady-state common-mode output voltage between two states | See Figure 13 | -100 | | 100 | mV |
| V _{OC(PP)} | Peak-to-peak common-mode output voltage | See Figure 13 | | 0.5 | | V |
| l _l | Input current | D, DE, V _I at 0 V or V _{CC1} | -10 | | 10 | μA |
| I _{oz} | | ISO3082, ISO3088 | | See the receiver bias input current parameter | | |
| 102 | High-impedance state output current | ISO3080, ISO3086; V_Y or V_Z = 12 V, V_{CC} = 0 V or 5 V, DE = 0 V, Other input at 0 V | | | 1 | μA |
| | | ISO3080, ISO3086; V_Y or V_Z = -7 V, V_{CC} = 0 V or 5 V, DE = 0 V, Other input at 0 V | -1 | | | μA |
| | | V_{A} or V_{B} at –7 V, Other input at 0 V | -200 | | 200 | mA |
| los | Short-circuit output current | V_{A} or V_{B} at 12 V, Other input at 0 V | -200 | | 200 | mA |
| CMTI | Common-mode transient immunity | $V_I = V_{CC}$ or 0 V, See Figure 14 and Figure 15 | 25 | 50 | | kV/µs |
| | | 1 | | | | |

6.9 Electrical Characteristics: Receiver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

| | PARAMETER TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-------------------|--|--|------------------------|------|-----|------|
| V _{IT+} | Positive-going input threshold voltage | I _O = -8 mA | | -85 | -10 | mV |
| V _{IT-} | Negative-going input threshold voltage | I _O = 8 mA | -200 | -115 | | mV |
| V _{hys} | Input hysteresis (V _{IT+} – V _{IT}) | | | 30 | | mV |
| V | High-level output voltage | V _{ID} = 200 mV, I _O = -8 mA, 3.3 V V _{CC1} | V _{CC1} - 0.4 | 3.1 | | V |
| V _{OH} | High-level output voltage | V_{ID} = 200 mV, I _O = -8 mA, 5 V V _{CC1} | 4 | 4.8 | | V |
| V | Low-level output voltage | V _{ID} = -200 mV, I _O = 8 mA, 3.3 V V _{CC1} | | 0.15 | 0.4 | V |
| V _{OL} | Low-level output voltage | V_{ID} = -200 mV, I_{O} = 8 mA, 5 V V_{CC1} | | 0.15 | 0.4 | V |
| I _{O(Z)} | Output high-impedance current on the R pin | $V_1 = -7$ to 12 V, Other input = 0 V | -1 | | 1 | μΑ |



All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|--------------------------------|--|-------|-------|------|------|
| | | V_A or V_B = 12 V, Other input at 0 V | | 0.04 | 0.1 | mA |
| 1 | Due investorment | V_A or V_B = 12 V, VCC = 0, Other input at 0 V | | 0.06 | 0.13 | mA |
| | Bus input current | V_A or V_B = -7 V, Other input at 0 V | -0.1 | -0.04 | | mA |
| | | V_A or V_B = -7 V, VCC = 0, Other input at 0 V | -0.05 | -0.03 | | mA |
| I _{IH} | High-level input current, RE | V _{IH} = 2 V | -10 | | 10 | μA |
| IIL | Low-level input current, RE | V _{IL} = 0.8 V | -10 | | 10 | μA |
| R _{ID} | Differential input resistance | A, B | 48 | | | kohm |
| C _{ID} | Differential input capacitance | Test input signal is a 1.5-MHz sine wave with 1-V_{PP} amplitude. $C_{\rm D}$ is measured across A and B | | 16 | | pF |
| Cı | Input capacitance to ground | V _I = 0.4 sin (4E6πt) | | 8 | | pF |

6.10 Supply Current

Bus loaded or unloaded (over recommended operating conditions unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP N | AX | UNIT | | | |
|-----------------------------------|--|-----|-------|----|------|--|--|--|
| DRIVER ENABLED, RECEIVER DISABLED | | | | | | | | |
| 1 | Logic-side supply current, $\overline{\text{RE}}$ at 0 V or V_{CC}, DE at 0 V or V_{CC1}, 3.3-V V_{CC1} | | | 8 | mA | | | |
| ICC1 | Logic-side supply current, $\overline{\text{RE}}$ at 0 V or V _{CC} , DE at 0 V or V _{CC1} , 5-V V _{CC1} | | | 10 | mA | | | |
| I _{CC2} | Bus-side supply current, \overline{RE} at 0 V or V _{CC} , DE at 0 V, No load | | | 15 | mA | | | |



6.11 Switching Characteristics: Driver

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | | |
|-------------------------------------|---|--|-----|-----|-----|------|--|--|--|
| ALL DEV | ALL DEVICES | | | | | | | | |
| t _{PHL} , t _{PLH} | Branagation dology | ISO3080/82, See Figure 14 | | 0.7 | 1.3 | μs | | | |
| | Propagation delay | ISO3086/88, See Figure 14 | | 25 | 45 | ns | | | |
| PWD | Dulas width distortion ⁽¹⁾ It t | ISO3080/82, See Figure 14 | | 20 | 200 | ns | | | |
| PVVD | Pulse width distortion ⁽¹⁾ , $ t_{PHL} - t_{PLH} $ | ISO3086/88, See Figure 14 | | 3 | 9 | ns | | | |
| | Differential output rise time and fall time | ISO3080/82, See Figure 14 | 0.5 | 0.9 | 1.5 | μs | | | |
| t _r , t _f | | ISO3086/88, See Figure 14 | | 7 | 15 | ns | | | |
| | Propagation delay, high-impedance-tohigh-level output and high-impedance-tolow-level output | ISO3080/82, See Figure 15 and Figure 16, DE at 0 V, 50% Vo | | 2.5 | 7 | μs | | | |
| t _{PZH} , t _{PZL} | | ISO3080/82, See Figure 15 and Figure 16, DE at 0 V, 90% Vo | | 1.8 | | μs | | | |
| | | ISO3086/88, See Figure 15 and 16 | | 25 | 55 | ns | | | |
| | Propagation delay, | ISO3080/28, See Figure 15 and 16 | | 95 | 225 | ns | | | |
| t _{PHZ} , t _{PLZ} | high-level-to-highimpedance output and low-level to highimpedance output | ISO3086/88, See Figure 15 and 16 | | 25 | 55 | ns | | | |

(1) Also known as pulse skew.

6.12 Switching Characteristics: Receiver

All typical specs are at V_{CC1} =3.3V, V_{CC2} =5V, T_A =27°C, (Min/Max specs are over recommended operating conditions unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
|-------------------------------------|---|--------------------------|-----|-----|-----|------|
| ALL DEV | ICES | | | | | |
| t _r , t _f | Differential output rise time and fall time | See Figure 18 | | 1 | | ns |
| t _{PHL} , t _{PLH} | Propagation delay | | | 90 | 125 | ns |
| PWD | Pulse width distortion ⁽¹⁾ , t _{PHL} – t _{PLH} | ISO3080/82 See Figure 18 | | 4 | 20 | ns |
| PWD | Pulse width distortion ⁽¹⁾ t _{PHL} - t _{PLH} | ISO3086/88 See Figure 18 | | 4 | 12 | ns |
| t _{PHZ} , t _{PZH} | Propagation delay, high-level-tohigh- impedance output and highimpedance-to- high-level output | See Figure 19 | | | 22 | ns |
| t _{PZL} , t _{PLZ} | Propagation delay, highimpedance-to- low-level output and low-level-to-high-impedance output | See Figure 20 | | | 22 | ns |

(1) Also known as pulse skew

6.13 Insulation Characteristics Curves





Figure 6-1. Thermal Derating Curve for Limiting Current per VDE




6.14 Typical Characteristics





6.14 Typical Characteristics (continued)





7 Parameter Measurement Information






Figure 7-1. Driver V_{OD} Test and Current Definitions





Note Unless otherwise stated, test circuits are shown for half-duplex devices, ISO3082 and ISO3088. For full-duplex devices, the driver output pins are Y and Z.




Figure 7-3. Test Circuit and Waveform Definitions For The Driver Common-Mode Output Voltage





Figure 7-4. Driver Switching Test Circuit and Voltage Waveforms



 $\mathbf{t_r}$ <6ns, $\mathbf{t_f}$ <6ns, $\mathbf{Z_O}$ = 50 Ω

Figure 7-5. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 7-6. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveform




Figure 7-7. Receiver Voltage and Current Definitions






Figure 7-8. Receiver Switching Test Circuit and Waveforms


EXAS

NSTRUMENTS














Note: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 7-11. Transient Overvoltage Test Circuit






Figure 7-12. Half-Duplex Common-Mode Transient Immunity Test Circuit




Figure 7-13. Full-Duplex Common-Mode Transient Immunity Test Circuit



8 Detailed Description


8.1 Overview

The ISO3080 and ISO3086 devices are isolated full-duplex differential line drivers and receivers while the ISO3082 and ISO3088 devices are isolated half-duplex differential line transceivers for TIA/EIA 485/422 applications. They are rated to provide galvanic isolation of up to 2500 V_{RMS} for 60 s as per the standard. They have active-high driver enables and active-low receiver enables to control the data flow. They are available in two speed grades suitable for data transmission up to 200 kbps and 20 Mbps.

When the driver enable pin, DE, is logic high, the differential outputs Y and Z follow the logic states at data input D. A logic high at D causes Y to turn high and Z to turn low. In this case the differential output voltage defined as $V_{OD} = V_{(Y)} - V_{(Z)}$ is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and V_{OD} is negative. When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC}, thus, when left open while the driver is enabled, output Y turns high and Z turns low.

When the receiver enable pin, RE, is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_{(A)} - V_{(B)}$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and less than the negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate. When RE is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

8.2 Functional Block Diagrams



DE 5 NOLLYOS JINE 13 R 3 R 4 D 0 13 R 4

Figure 8-1. ISO3080, IOS3086 Functional Diagram

Figure 8-2. ISO3082, IOS3088 Functional Diagram

8.3 Feature Description

 Table 8-1 provides an overview of the device features.

| Table 0-1. Device reactiles | | | | | | | | |
|-----------------------------|--|-------------|-----------|--|--|--|--|--|
| DEVICE | RATED ISOLATION ⁽¹⁾ | TYPE | DATA RATE | | | | | |
| ISO3080 | 4000 V _{PK} / 2500 V _{RMS} | Full-duplex | 200 kbps | | | | | |
| ISO3086 | 4000 V _{PK} / 2500 V _{RMS} | Full-duplex | 20 Mbps | | | | | |
| ISO3082 | 4000 V _{PK} / 2500 V _{RMS} | Half-duplex | 200 kbps | | | | | |
| ISO3088 | 4000 V _{PK} / 2500 V _{RMS} | Half-duplex | 20 Mbps | | | | | |

Table 8-1. Device Features

(1) See Safety-Related Certifications table for detailed isolation ratings.

8.4 Device Functional Modes

Table 8-2 lists the driver functional modes and Table 8-3 lists the receiver functional modes.

| V | V | INPUT | ENABLE INPUT (DE) | OUTP | UTS ⁽¹⁾ |
|------------------|------------------|-------|----------------------|-------|--------------------|
| V _{CC1} | V _{CC2} | (D) | | Y / A | Z/B |
| PU | PU | Н | Н | Н | L |
| PU | PU | L | Н | L | Н |
| PU | PU | Х | L | Hi-Z | Hi-Z |
| PU | PU | Х | OPEN | Hi-Z | Hi-Z |
| PU | PU | OPEN | Н | Н | L |
| PD | PU | Х | Х | Hi-Z | Hi-Z |
| PU | PD | Х | Х | Hi-Z | Hi-Z |
| PD | PD | Х | Х | Hi-Z | Hi-Z |

Table 8-2. Driver Function Table⁽¹⁾

(1) Driver output pins are Y and Z for full-duplex devices and A and B for half-duplex devices.

Table 8-3. Receiver Function Table⁽¹⁾

| V _{CC1} | V _{CC2} | DIFFERENTIAL INPUT V _{ID} = (V _A – V _B) | ENABLE (RE) | OUTPUT (R) | | | | | | | |
|------------------|------------------|--|----------------|---------------|--|--|--|--|--|--|--|
| PU | PU | -0.01 V ≤ V _{ID} | L | Н | | | | | | | |
| PU | PU | -0.2 V < V _{ID} < -0.01 V | L | ? | | | | | | | |
| PU | PU | $V_{ID} \leq -0.2 V$ | L | L | | | | | | | |
| PU | PU | X | Н | Hi-Z | | | | | | | |
| PU | PU | X | OPEN | Hi-Z | | | | | | | |
| PU | PU | Open circuit | L | Н | | | | | | | |
| PU | PU | Short circuit | L | Н | | | | | | | |
| PU | PU | Idle (terminated) bus | L | Н | | | | | | | |
| PD | PU | X | Х | Hi-Z | | | | | | | |
| PU | PD | X | L | Н | | | | | | | |

(1) PU = Powered Up; PD = Powered Down; H = Logic High; L= Logic Low; X = Irrelevant, Hi-Z = High Impedance (off), ? = Indeterminate



8.4.1 Device I/O Schematics




Figure 8-3. Device I/O Schematics



9 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information


The ISO308x family consists of RS-485 transceivers commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair. For half-duplex transmission, only one pair is shared for both transmission and reception of data. To eliminate line reflections, each cable end is terminated with a termination resistor, $R_{(T)}$, whose value matches the characteristic impedance, Z0, of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.


9.2 Typical Application




a) Independent driver and

receiver enable signals







Copyright © 2016, Texas Instruments Incorporated



b) Combined enable signals for

use as directional control pin




Figure 9-2. Typical RS-485 Network With Full-Duplex Transceivers



9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that can be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes. Table 9-1 lists the design parameters.

| Table 9-1. Design Parameters | | | | | | | | |
|-------------------------------|---------------|--|--|--|--|--|--|--|
| PARAMETER | VALUE | | | | | | | |
| Pullup and pulldown resistors | 1 kΩ to 10 kΩ | | | | | | | |
| Decoupling capacitors | 100 nF | | | | | | | |

Table 0.4. Desirus Devenateur

9.2.2 Detailed Design Procedure

The data rate and cable length have an inverse relationship which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a nonterminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver. The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (ULs), where 1 UL represents a load impedance of approximately 12 kΩ. Because the ISO308x family consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

9.2.3 Application Curve




Figure 9-3. ISO308x Output



10 Power Supply Recommendations

To help ensure reliable operation at all data rates and supply voltages, a $0.1-\mu$ F bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in *SN6501 Transformer Driver for Isolated Power Supplies*.

11 Layout

11.1 Layout Guidelines

ON-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore, robust and reliable bus node design requires the use of external transient protection devices. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design. A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 11-1).

- Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane, and low-frequency signal layer.
- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.
- Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board.
- Use V_{CC} and ground planes to provide low-inductance. High-frequency currents might follow the path of least inductance and not necessarily the path of least resistance.
- Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- Apply 0.1-µF bypass capacitors as close as possible to the V_{CC}-pins of transceiver, UART, and controller ICs on the board.
- Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance.
- Use 1-kΩ to 10-kΩ pullup and pulldown resistors for enable lines to limit noise currents in these lines during transient events.
- Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.



If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the Digital Isolator Design Guide.

11.2 Layout Example




Figure 11-1. Recommended Layer Stack



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Communication Module Reference Design for Functional Isolated RS-485, CAN, and I2C Data Transmission
- Digital Isolator Design Guide
- Dual Isolated Half-Duplex RS-485 Repeater
- Isolation Glossary
- Programmable Logic Controller (PLC) I/O Module Front- End Controller with Tiva C Series ARM[®]Cortex[®]-M4 MCU
- Small Form Factor, Digital Isolator-Based Half-Duplex RS- 485 Interface Module Reference Design
- SN6501 Transformer Driver for Isolated Power Supplies

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. ARM[®] and Cortex[®] are registered trademarks of ARM Ltd.. All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




DW0016B

PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm, per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.




EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height





NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.9. Board assembly site may have different recommendations for stencil design.



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| | | | | | | | (6) | | | | |
| ISO3080DW | LIFEBUY | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3080 | |
| ISO3080DWG4 | LIFEBUY | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3080 | |
| ISO3080DWR | ACTIVE | SOIC | DW | 16 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3080 | Samples |
| ISO3082DW | LIFEBUY | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3082 | |
| ISO3082DWG4 | LIFEBUY | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3082 | |
| ISO3082DWR | ACTIVE | SOIC | DW | 16 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3082 | Samples |
| ISO3082DWRG4 | ACTIVE | SOIC | DW | 16 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3082 | Samples |
| ISO3086DW | LIFEBUY | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3086 | |
| ISO3086DWG4 | LIFEBUY | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3086 | |
| ISO3086DWR | ACTIVE | SOIC | DW | 16 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3086 | Samples |
| ISO3088DW | LIFEBUY | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3088 | |
| ISO3088DWG4 | LIFEBUY | SOIC | DW | 16 | 40 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3088 | |
| ISO3088DWR | ACTIVE | SOIC | DW | 16 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3088 | Samples |
| ISO3088DWRG4 | ACTIVE | SOIC | DW | 16 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | ISO3088 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



*All dimensions are nominal

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| ISO3080DWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| ISO3082DWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| ISO3086DWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| ISO3088DWR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |



www.ti.com

PACKAGE MATERIALS INFORMATION

18-Aug-2023



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ISO3080DWR | SOIC | DW | 16 | 2000 | 350.0 | 350.0 | 43.0 |
| ISO3082DWR | SOIC | DW | 16 | 2000 | 350.0 | 350.0 | 43.0 |
| ISO3086DWR | SOIC | DW | 16 | 2000 | 350.0 | 350.0 | 43.0 |
| ISO3088DWR | SOIC | DW | 16 | 2000 | 350.0 | 350.0 | 43.0 |

TEXAS INSTRUMENTS

www.ti.com

18-Aug-2023

TUBE



- B - Alignment groove width

*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | Τ (μm) | B (mm) |
|-------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| ISO3080DW | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| ISO3080DWG4 | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| ISO3082DW | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| ISO3082DWG4 | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| ISO3086DW | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| ISO3086DWG4 | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| ISO3088DW | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |
| ISO3088DWG4 | DW | SOIC | 16 | 40 | 506.98 | 12.7 | 4826 | 6.6 |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated